Formal methods, encompassing formal specification and verification, are not widely adopted due to several barriers. Broadly, formal specification focuses on precise, unambiguous requirements, while formal verification proves correctness of code or designs. Diverse terminology and approaches across different research groups, such as code verification (CV) versus design verification (DV), add to the confusion.

These methods are often perceived as too expensive or only applicable to high-assurance systems like aircraft.